Digit-serial compiler operator library
Loading...
Date
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
The PARSIFAL compiler is conceived for higher-throughput applications, allowing chips to be designed with throughput sample rates of up to 30 MHz, containing 300-400 MOPS on a chip of moderate size (250-mil2). Details are presented of the library of digit-serial cells used to implement arithmetic operations on digit-serial data. A description is given of the design of digit-serial addition/subtraction, multiplication, and shifting cells, and it is indicated how division can be carried out. The multiple precision and staggered-digit data formats are described. These formats allow greater precision and higher throughput to be achieved when needed.
Description
Keywords
Citation
Collections
Source
Proceedings - IEEE International Symposium on Circuits and Systems